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Abstract-This paper treats the evaluation of one of the elementary functions on short wordlength 
computers. The setting is a binary fixed point short wordlength (g-16 bits) machine where the intent is to 
suggest improvements in ROM- or microcode-based software which include the square root function as part 
of a more general mathematical software library or for special computation in real-time applications. This 
paper focuses on the evaluation of square roots and features a careful treatment of Newton’s method with 
linear initialization. Comparisons with other popular algorithms are made based on storage requirements, 
speed, and accuracy, with some indication of the effect that special hardware features have on the 
performance of these routines. 
1. INTRODUCTION 
The objective of this paper is to describe several ingredients that must be considered for the 
implementation of numerical algorithms for elementary function evaluation on small scale 
machiness. Obtaining @he square root will serve as an illustrative example. We emphasize that 
the retention of full machine precision for function evaluation on these computers is the major 
foundation for the work presented in this paper. 
Our aim is to develop efficient software in small scale machines which typically perform 
real-time processing such as process control, on-line filtering, robotics, meterological studies, 
and numerical control of machinery. Note that the function evaluation routines may be 
implemented as scientific library subroutines in read-only memory (ROM) or microcode as 
opposed to hardware. (In this view, although pure table look-up for function evaluation is faster 
than the methods treated here, it is too demanding on storage for most applications.) We also 
assume that the arithmetic is binary truncated fixed point which is presently dominant in 
microprocessor applications. Section 2 begins with a focus on Newton’s method with linear 
initialization. In Section 3 we briefly describe other techniques for square root evaluation. A 
comparison is made in section 4. We first make a few introductory comments to acquaint he 
reader with small scale machines. 
An example of real-time processing in small scale machines consists of a digitization 
procedure for physically inputting data from blueprints or artwork into a digital computer, 
currently used in sonic digitizers where the drawing lies on a tablet and a sonic printer traces 
over the lines [ 11 as in Fig. 1. Pointer position on the line is periodically transmitted by sonic 
waves (in hyperbolic space) to receptors on the tablet for subsequent digitization and con- 
version to Cartesian co-ordinates. The conversion process from hyperbolic to Cartesian space 
uses the Pythagorean Theorem and, hence, the square root. Of paramount importance is the 
need to ‘keep up’ with the pointer movement while digitizing enough points, all with a computer 
that must be small, lightweight, and economical. Furthermore, because fixed-point computation 
is used and input signal range commonly exceeds internal computer range, the argument 
reduction, often the most sensitive consideration in large scale machines (cf. [2]), is handled by 
nondigital techniques in analog preprocessors. Numbers are simple prescaled to the machine 
range with the machine point monitored externally. 
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Table 1. Selected functional characteristics 
CDC CYBER 
model 175 
PDP 1 l/20 
Intel 8080 
Cycle Binary 
time, wordlength. Mode of Storage 
cts bits computation capacity 
Fixed and 
0.025 60 floating pt. > 256k 
0.4 16 Fixed point 32k 
1.3 8 Fixed point < 32k 
Table 2. Execution cycle periods, PLS 
Machine 
CDC CYBER 
model 175 
PDP 1 l/20 
Intel 8080 
One bit Add Branch Conditional 
shift cycle cycle jump 
0.05 0.05 0.65 0.65 
2.3 2.3 1.2 2.6 
5.2 9.1 13 13 
To further illustrate the diverse characteristics of microprocessors, consider the Intel 8080 
and PDP 11/20[3,4]. The 8080, although somewhat less powerful than the 280 and 6800, typifies 
most 8 bit microprocessors. The PDP 11/20, although not a true microprocessor (e.g. it is not 
resident on a single chip), is similar to most 16 bit microprocessors in other respects. For 
contrast, we compare both machines to a large scale system, the CDC CYBER 175[51. Observe 
from Table 1 that the 8080 cycles at l/Wth the rate of the CYBER 175 and executes only fixed 
point arithmetic in 8 bit words as opposed to fixed* or floating point arithmetic in the 60 bit 
words of the CYBER 175. Furthermore, these hardware properties reflect equally differing 
functional characteristics ( ee Table 2). Here, the 8080 has an inferior instruction repertoire that 
executes no more than 1/20th the speed of the CYBER 175. 
If these machines of limited computational capabilities are to be used more effectively, a 
concentrated software development effort is needed. Development of reliable and robust 
mathematical software for large scale general purpose digital computers (machines charac- 
terized by long wordlength and the availability of floating point computation) is 
‘To be precise, fixed point multiplication a d division are accomplished in floating point with the exponent set to zero. Then 
only 48 bits are used for fixed point representation. For fixed point addition, however, 60 bits are available. Note further that he 
CYBER 175 also has both a floating and a long add unit. 
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widespread[2,6-91. Efforts of this type devoted to small scale machines have not yet been 
undertaken. 
Before proceeding with the square root, we briefly discuss several critical differences 
between large and small scale machines that tend to separate the procedures necessary for 
mathematical software development. First, in the environment of large scale computers, 
scientific libraries are typically developed under proprietary aegis, and users write source code 
with little knowledge of the actual hardware. For small scale machines, programmers are 
usually aware of the hardware features and generate algorithms that capitalize on them. This 
situation is exaggerated by the proliferation of special-purpose microprocessor systems for 
real-time processing and the general lack of software support from their manufacturers. 
Second, the method of testing function evaluation routines is much less complex for small scale 
machines. A relatively small set of numbers is representable in these computers (for n bit 
machines, there are 2”). This makes it feasible to test the performance of a given function 
evaluation code over every possible input value contained in the argument reduction interval, 
although care must be taken to ensure that the ‘exact’ values contain no errors. Statistical tests 
are therefore unnecessary. Third, the computing power of small scale computers is more limited 
than that of large scale systems. They seldom exhibit such arithmetic hardware capabilities as 
floating point arithmetic, rounding, or extended precision, nor do they generally provide large 
numbers of Central Processing Unit (CPU) resident general purpose registers or multiple 
Arithmetic Logic Unit (ALU) sections for parallel or pipeline use. Moreover, multiplication, 
division and memory-reference operations are relatively expensive, leading to significant 
differences between large and small scale computers in terms of tradeoff considerations for 
storage, speed, and accuracy. These differences are also influenced by the contrast in ap- 
plications for both types of machines. Specifically, while large scale machines are usually 
general purpose computers, most small scale machines are dedicated real-time devices. 
Finally, there is a dramatic difference between large and small scale machines in the 
importance that must be placed on obtaining accuracy in mathematical routines. For large 
machines, a relative error of ten times the machine precision in the computed solution is often 
acceptable. It is normally quite expensive to provide for the added computation ecessary to 
achieve results significantly better than this. Yet for small scale machines, such loss of accuracy 
(e.g one or two bits) may not be permissible. Fortunately, the cost of avoiding this loss of 
accuracy need not be very large. As we shah see, simple mechanisms for elementary function 
evaluation can guarantee accuracy very near machine precision. This is important in an 
environment where significance is already at a premium. Thus, as we have said, maintaining full 
machine precision is fundamental to the work described in this paper. 
All of these features mentioned above contribute to the need to separate the development of 
mathematical software for small scale computation. The historical work for large scale 
machines provides a starting point for these efforts. However, a different approach to all- 
gorithm selection, analysis, and implenentation is needed to satisfy the requirements for 
software in small scale systems. Perhaps the best illustration is provided in the implementation 
of rational approximation of kth roots. To select appropriate degrees and coefficients for 
rational approximation for large computers, it suffices to consult tables of coefficients and 
corresponding approximation errors which can be generated with high precision using any best 
uniform rational approximation algorithm (cf. [ 10, 111). However, corruption of the theoretical 
values by truncation is too severe in microcomputers. Thus, computation of the actual 
approximation error in the short wordlength environment is needed to properly select the 
degrees of the rational polynomial approximants and their coefficients. Such behavior is 
illustrated by the square root results reported in the following sections. 
2. NEWTON’S METHOD WITH LINEAR INITIALIZATION 
Newton’s method using best uniform linear initialization can be a very effective algorithm 
for software implementation i short wordlength machines provided that it is handled carefully. 
In this section we present guidelines that are recommended for this purpose. Since the very 
nature of the algorithm is wordlength dependent, we separate the discussion into eight- and 
sixteen-bit prototype versions. 
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It should be noted that the basic algorithm is certainly well known. Our main intent here is 
to develop and emphasize the ingredients needed for careful treatment of the algorithm in order 
to finely tune its performance without significantly increasing the computational work required. 
It should be emphasized that each of the steps are needed to ensure best performance. 
Alternatives, such as an additional interation, are not generally competitive with the suggestions 
given below. 
To develop an efficient algorithm for evaluation of a specific function, it is important o 
consider the argument range that the routine is to encounter. In particular, to implement a 
complete square root routine in a fixed point machine, the range of possible values for the 
argument must first be determined. Although microcomputers have quite diversified uses, the 
computational environment relevant o these values may be described in two typical categories. 
The first is the computational mode that uses general scaling techniques to restrict input and 
results of arithmetic operations to lie in a prescribed interval, typically [O,l) or [1,2”). (Here, n 
is the effective machine wordlength. For example, in an eight bit machine with the first bit 
reserved to indicate the sign, n = 7.) The second approach incorporates ‘block floating point’ in 
part or all of the application software when general scaling is either not desired or infeasible. 
This is usually accomplished by appending an exponent byte to ‘blocks’ of appropriate numeric 
variables. The number represented by the resulting pair of variables is then the value of the 
numeric variable multiplied by 2 raised to the signed integer value of the exponent byte. 
These two types of computational modes have significant implications in the choice of 
primary range for square root evaluation. Although [l/2, 1) is typical in large scale machines, 
the choice recommended in this paper, namely, [l/4, l), is more desirable for small scale 
computers. In the general scaling mode, if the machine numbers are contained in [l/4, l), no 
work is necessary in the argument reduction ‘front end’ of the square root routine. On the other 
hand, when a number epresented by the machine in either mode falls outside [l/4, l), argument 
reduction can be done in principle with double left or right shifts to insure that the square root 
argument is in [l/4, 1). Argument restoration is then simply a matter of reversing the shift 
direction and using the same number of operations but using single shifts instead. 
To illustrate, Table 3 contains four examples for an eight bit sign-magnitude arithmetic 
machine (n = 7). Here, x is the original binary machine number, _f is the binary machine number 
of,the restoration to [l/4, l), xl is the computed square root of f, and y is the restored binary 
square root of x. For the block floating point numbers, m, and my represent he binary 
exponent of x and y, respectively. In either mode N, and iVY denote the actual real numbers 
represented by their machine counterparts. The tirst two examples are in the general scaling 
mode with the scaling intervals [0, 1) and [l, 2’), respectively. The last two are block floating 
point examples. 
The values for xl given in Table 3 are approximations to d/(a) computed via one iteration of 
Newton’s method (or Heron’s rule) given by 
x, = (5+%>/2 (1) 
where the initial guess is given in terms of predetermined coefficients cl, c2 by 
xo=c,+c*l. (2) 
Table 3. Argument reduction and restoration examples for approximating the square root 
of N,. 
NX x m, f XI Y my NY 
3 0.0010100 5 
128 o.OOOOo11 - 0.0110000 0.1001110 (rounded) - 5i 
0.101001 
$1, 
0.1010001 - (rounded) 0.1000101 1001. - 9 
49 0.1100010 -8 0.1100010 0.111OKtO 0.1110000 -4 7x2-7 
0.0111101 
123 0.1111001 7 (rounded) 0.1011000 0.1011000 4 11 
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Note in Table 3 that rounding is performed during the shift operation in both argument 
reduction and restoration, that is, in the formation of R and y. This is done to counteract he 
bias in the Newton iteration in the sense that output from (1) is always no larger than the exact 
square root of the input (i.e. x, 5 /a). Thus, rounding is preferred over truncation since it would 
tend to raise the values of the output from the square root routine. 
The last example might suggest hat reduction of an argument o [l/4, 1) essentially by 
double shifts can result in a loss of accuracy. This appears to occur when the number to be 
reduced requires a full n bit representation but the reduction is to [l/4, l/2), introducing a 
leading zero in the representation and a bit loss in the lower end of the number. That is, 
suppose the real number argument N, is given by 
N, = f-2” (3) 
where x’ is a real number in [l/2, 1) and m is an integer. If m is even, argument reduction and 
restoration are exact in the block floating point mode and as accurate as possible (with 
rounding) in the general scaling mode. Yet, for m odd, the machine value f is an approximation 
to (Z/2) with only n-l bits of precision, not the full n. Hence, .f differs absolutely from (Z/2) 
possible by as much as 2-(“+‘). However, a simple error analysis of (1) shows that xl differs 
relatively from the true value of Newton’s method applied to ($2) by at most 2-(“+I). Thus, 
reduction to [l/4, 1) is acceptably accurate in connection with (1). (Contrast his with the more 
typical choice [l/2, 1). Although there is very little work if any in determining i, argument 
restoration of xl where m is odd must be performed by multiplying xl by a stored ap- 
proximation to t/2. This is costly in terms of both accuracy and speed and is not generally 
suitable in small scale fixed point machines.) 
The examples depicted in Table 3 were done in seven bit arithmetic mode. Actually, since it 
must be assumed that N, 2 0, and because all intermediate results in Newton’s method are 
non-negative, it is important o use the full wordlength capacity of eight bits in this case. This is 
done by an initial single left shift of f and by right shifting (and rounding, if possible) x1 after it 
is computed. This is just what was done in the numerical experiments reported in Section 4. 
It should be remarked here that even after deciding to calculate square roots via Newton’s 
method, the precise form of the iteration will greatly influence the algorithm. Thus, for example, 
one could consider 
instead of (1). Observe that (lb) is a divide-free method for approximating V/x and may be 
preferabie to (1) in a machine where a division is more expensive than three multiplies. In (la), 
due to the cancellation in the expression (x0’- _?), it might be possible to compute only a portion 
of the divide to obtain the desired accuracy: However, one must also always be concerned with 
the possibility that formulas that appear to be effective are, in fact, unacceptable due to severe 
cancellation or scaling effects within the calculations. Indeed, using x0 = (10101 01)2 in the 
fourth example of Table 3 for (la) produces no improvement in seven bit arithmetic, even 
though x0 is accurate only to five bits. 
Returning to the iteration (l), the ‘best’ coefficients in (2) are determined by a best uniform 
(relative) approximation analysis with a subsequent local numerical search for improved 
coefficients in terms of accuracy and efficiency. More precisely, the problem is first to compute 
cl, c2 to minimize the function 
f(w2) = max 
11 
~x-;(c,+c2x+(x/(c,+c2x~)~x/~x+x Sl]. (4) 
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(Here, even though the arithmetic mode is fixed point, use of best relative approximation is 
justified because: relative and absolute errors are nearly the same in [l/4, 1); absolute 
approximants are difficult to compute while relative approximants are not: the results are used 
only to initiate a numerical search.) The computation of cl, c2 was accomplished using the 
theory of best starting approximations[ 121 with the differential correction algorithm[lO]. To 
account for the effects of truncation error and to improve efficiency, these ‘theoretical’ values 
were then used to initiate a local search for improved coefficients where actual error was 
compared on all of the 192 machine representable numbers in [l/4, 1). This was done using an 
INTEL 8080, which generated approximations via (I), (2) for a given pair (cl, CZ), driven by a 
PDP-11/20, which generated higher precision square roots and compared them to the 8080 
results. As one would expect (see Fig. 2), a valley occurs in the coefficient space exhibiting a 
one-bit minimum error over [l/4, 1). This leads to the natural choice cl = (0.0111)2 and 
c2 = (0.1)2. Note that the computation in (2) involves simply one shift and one add so that 
evaluation of x0 is significantly less costly than a multiply. Moreover, as expected, another 
iteration with Newton’s rule resulted in no change in the approximation. 
The sixteen-bit version is slightly complicated by the fact that a uniform linear fit over [l/4, 
1) cannot achieve full machine accuracy with one application of Newton’s method. To 
overcome this, [l/4, 1) is subdivided into the three subintervals 2, = [l/4, 7/16), I2 = [7/16, 3/4), 
4 = [3/4, 1). (For the basis of this choice of partitioning, see [13].) The coefficients for each of 
these intervals were determined in a manner analogous to the eight-bit case and are given in 
Table 4. The choice of which coefficients to use is a simple matter of bit comparisons. 
If divides are done in software, interval partitioning here is significantly faster than the 
alternative of using two or more iterations of Newton’s method. For instance, with interval 
partitioning, selection of cl and c2 in the 16 bit Texas Instruments M9900 would require a CI 
(compare immediate) of x to 7/16 and 3/4, a BOC (conditional jump), and a LDA (load 
accumulation direct) for both cl and c2. On the other hand, a software divide requires several 
instructions for each bit of wordlength. However, the availability of off-chip hardware divide 
Bit 
Error 
Fig. 2. &bit \/x error surface (error after one Newton iteration). 
Table 4. Coefficients for (2) over [l/4, I) in 
binary (16 bits). 
Interval cl c2 
1, 0.01001001 0.111 
11 0.0110010011001111 0. 01 
1, 0.01111111 0.1 
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would tend to favor an additional iteration or two since this can be accomplished by simple 
memory reference instructions, provided the divide time is less than the cycle time of the 
processor clock. 
A second version of Newton’s method includes a table look-up as the initialization 
mechanism rather than the linear initialization previously described. Again, one Newton 
iteration as defined in (1) is performed, except that now x0 is provided by table look-up, 
addressed by the first n/2 bits of f. The table length for an n bit machine over the interval [l/4, 
1) is then given by 
Mr. = (3/4)2”“. (6) 
Thus, the use of a Newton iteration reduces the pure table look-up requirements by a factor of 
n/2 2 . 
3(a). CORDIC ALGORITHM 
The evaluation of elementary functions by simple shifts and adds (i.e. no multiplications or 
divisions) can be accomplished by any version of the Cordic-type algorithms based on 
continued sums/products (cf. [ 14161). However, software versions of Cordic, for example, pay 
a penalty for using the numerous hift sequences and for requiring guard digits to maintain full 
machine precision. n bit results require log,n guard bits so that double wordlength operands for 
multiple bit shifts are needed. 
B. CHEN’S ALGORITHM 
Another algorithm that does not require multiplications or divisions is the ‘bit counting’ 
algorithm proposed by Chen[M]. A major theoretical advantage of this method is the efficient 
stopping rule which reduces typical Cordic shift/add cycles at the expense of bit counting 
(number of leading ones or zeros). As with Cordic, however, software implementation is
generally unsatisfactory, since both the bit counting and shift and add cycles are very time 
consuming. As a result, several instructions are repeadedly executed. This requires a twenty- 
fold increase in time unless special hardware is available[ 141, [ 161, since the bit counting 
sequence in microprocessors requires either a table look-up or an instruction sequence 
consisting of left shifts, counter increments and branch tests on the most significant bit. The 
special hardware would result in the elimination of three instructions per bit, a definite 
advantage ven for eight bit machines. 
C. DIRECT ALGORITHM 
The classical ‘direct’ algorithmIl7, pp. M-151] is more amenable to software implemen- 
tation in current microprocessors than the two preceding methods. Equivalent to longhand 
division, the direct method utiiizes simple add/subtract with carry/borrow tests. However, the 
speed of execution depends upon the availability of a double register with a double left shift 
capability. 
3. COMPARISON 
The results of numerical experiments with these programs are tabulated in terms of speed, 
accuracy, and memory requirements in Tables 5 and 6. 
The number of significant bits column of Table 5 was computed with an 8080 microcomputer 
interfaced to a PDP 1 l/20. The 8080 generated the 8 bit results for every argument in the range. 
These results were transferred to the PDP 11/20 which computed ouble precision results and 
compared each computation (to obtain the number of significant bits). For Table 6, this column 
was found using the PDP 11/20 in 16 bit fixed point truncated arithmetic. The execution times 
for each algorithm were obtained according to the manufacturer’s rated specifications for each 
machine instruction used in the algorithms. Execution time entries in Table 5 for additional 
hardware features were derived by deleting the appropriate software instructions required to 
execute the hardwired computations and revising the execution times to reflect these changes. 
Note the significant reduction in required storage and execution time for the two versions of 
Newton’s method when a 10 ps hardware divide is used. Similarly, hardware control shifting 
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Table 5. Intel 8080 @-bit) Comparison 
Method 
Newton (Linear 
Initialization) 
Newton (Table 
Initiaiization) 
Total storage 
No. significant requirements 
Timing bits (no. of 8-bit words) 
690~s 7 41 
58 ps 7 10 
740@ 7 12 
108 &Ls 7 41 
Cordic l6OOpS 4 Ill 
41oJbs 1 95 
Chen’s Method 
Hardware 
characteristics 
No hardware 
divide 
lOas hardware 
divide 
No hardware 
divide 
10~s hardware 
divide 
No control shift 
No guard bits 
41~s control shift 
&guard bits 
No control shift 
No guard bits 
4ps control shift 
&guard bits 
Double bit shift 
register 
Single bit shift 
Register only 
l500@ 5 50 
4C@*s 7 31 
Direct 7OOps 6 n 
9OOPs 6 37 
Table 6. PDP I l/20 (K-bit) comparison 
Method Timing 
Number of 
significant bits 
Total storage 
requirements 
(no. of M-bit words) 
Newton (linear 
initialization) 
Newton (table 
initialization) 
Cordic 
Chen’s method 
Direct 
320 ps IS 43 
MCS I5 232 
9OOfis 12 70 
850 gs I3 32 
34OPs I4 21 * 
and guard bit extensions improve execution speed by a factor of four for Cordic and Chen’s 
method. More importantly, full machine precision is maintained while storage requirements are 
reduced. 
Among the eight-bit methods, execution speeds without special hardware vary considerably. 
Cordic and Chen methods are less than half the speed of either of the Newton methods. The 
main culprit is the repetitive usage of single bit shifts and lengthy code to implement double 
register manipulation with only single register instructions. Likewise, Newton’s method might 
appear on the surface to be faster with table look-up than with linear initialization. However, as 
Table 5 shows, just the reverse is true. This merely reflects the slowness of a memory reference 
relative to a combined shift and add, at least for the 8080. For the sixteen-bit methods, similar 
remarks apply. However, the reader should note that execution times for eight- and sixteen-bit 
implementations of these algorithms are not comparable, since the basic machine cycle for the 
PDP 11/20 is at least half that of the 8080. 
Current microprocessor architecture deficiencies are exemplified by many factors including: 
(a) lack of guard digits; (b) few or no double precision instructions; (c) no rounding; (d) single 
bit shifts only; (e) no hardware counters; and (f) few CPU resident general purpose registers. 
Each hardware deficiency had to be overcome by software ‘fixes’ where possible. For instance, 
(a) and (b) require Cordic and Chen algorithms to utilize double wordlength operands essen- 
tially doubling the number of machine instructions. The deleterious effect of (c) is evident for 
the Chen algorithm, where machine precision was missed by nearly 25%. Item (d) inhibits 
employment of fast shifting across several bits in a single instruction and, instead, requires that 
the Chen algorithm repeatedly execute a single bit left/right shift instruction. Item (e) must be 
replaced by a software counter while (f) requires slow bus transfers to external memory and 
Evaluation of functions on microcomputers: square root 361 
double byte instructions (op code and operand adress). Obviously, the results in Tables 5 and 6 
specifically apply to the two architectures. However, most microprocessors will exhibit similar 
tendencies ince they differ only slightly and retain nearly all of the deficiencies noted above. 
Robustness is a measure of the extent of the problems for which a numerical software 
package produces an acceptable answer. In terms of square root routines, it may be measured 
as the range of input values for which an approximate square root is returned with a relative 
error near the machine precision. A careful implementation of Newton’s method with linear 
initialization, with attention to the guidelines discussed in Section 2, guarantees a software 
routine that is fully robust in the sense that any machine representable non-negative number 
used as input will produce an approximation that is correct to near machine accuracy. 
Lastly, the choice of algorithm for square root evaluation depends largely on the system 
environment. For example, in applications where memory space is abundant and eight bit 
computation is used, it is probably best to use a pure table look-up scheme involving a simple 
memory fetch for each evaluation. For longer wordlength requirements, a combination of table 
look-up with some form of interpolation may be in order. Likewise, divide-free methods, such 
as that described earlier in (lb) with an optimally chosen x0 (see [12, 18]), may be competitive 
when machine divides are significantly slower than multiply. Of course, in all such iterative 
schemes the precise algebraic order of the arithmetic operations and scaling procedures hould 
be carefully chosen to avoid overflow or underflow, to minimize computation time, and to 
maximize accuracy. In any event, the algorithm should be chosen with close attention to the 
requirments of the application, the mix of instruction repertoire, the microprocessor architec- 
ture, and the memory organization. 
In summary, the evaluation of square root has been surveyed on two representative 
microprocessor architectures with five algorithms. With current architectures, two methods, 
Newton with linear initialization and Newton with table initialization, are apparently more 
satisfactory than the other methods, at least for the types of arithmetic properties that these 
microprocessors exhibit. 
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